Limited switch dynamic logic circuits for high-speed low-power circuit design

logic circuits for high-speed low-power circuit design W. Belluomini D. Jamsek A. K. Martin C. McDowell R. K. Montoye H. C. Ngo J. Sawada This paper describes a new circuit family—limited switch dynamic logic (LSDL). LSDL is a hybrid between a dynamic circuit and a static latch that combines the desirable properties of both circuit families. The paper also describes many enhancements and extensions to LSDL that increase its logical capability. Finally, it presents the results of two multiplier designs, one fabricated in 130nm technology and one in 90-nm technology. The 130and 90-nm designs respectively reach speeds up to 2.2 GHz and 8 GHz.